Conference Paper (published)

Power efficient dataflow design for a heterogeneous smart camera architecture

Details

Citation

Bhowmik D, Garcia P, Wallace A, Stewart R & Michaelson G (2017) Power efficient dataflow design for a heterogeneous smart camera architecture. In: 2017 Conference on Design and Architectures for Signal and Image Processing (DASIP). 2017 Conference on Design and Architectures for Signal and Image Processing (DASIP), 27.09.2017-29.09.2017. Dresden, Germany: IEEE. https://doi.org/10.1109/dasip.2017.8122128

Abstract
The following topics are dealt with: field programmable gate arrays; cameras; system-on-chip; multiprocessing systems; computer vision; embedded systems; microprocessor chips; object detection; image sensors; mobile robots.

Keywords
Field programmable gate arrays; Image processing; Hardware; Smart cameras; Computer architecture; Computational modeling

StatusPublished
FundersEngineering and Physical Sciences Research Council
Publication date30/09/2017
Publication date online01/12/2017
URLhttp://hdl.handle.net/1893/27565
PublisherIEEE
Place of publicationDresden, Germany
ISBN9781538635346
Conference2017 Conference on Design and Architectures for Signal and Image Processing (DASIP)
Dates

Files (1)

Research centres/groups